layer was epitaxially grown on the thin SOI, and capped with an 8 nm thick Si cap layer at 100 °C, using molecular beam epitaxy (MBE) (Fig. 3(a) ). The thickness of the strained Ge layer was varied from 4 nm to 16 nm. The amount of strain of the Ge layers, evaluated from Raman spectroscopy, was 2.3 % and 1.1 % at the Ge thickness of 4 nm and 12 nm, respectively. Next, post-annealing was performed at temperature ranging from 500 °C to 700 °C for 60 min in forming gas. In order to fabricate Germanide source/drain, a Pt film was deposited by sputtering and patterned by lift-off process ( Fig. 3 (b) ). A mesa isolation of the GOI layers was done to define the active device area, using reactive ion etching (RIE) in SF 6 . PtGermanide regions were formed by annealing at 400 °C for 30 min in a forming gas (Fig. 3 (c) ). In order to examine the feasibility of the proposed devices, the Si substrate is used as the back gate and only the back gate operation is evaluated in this study. Fig. 4 shows a cross-sectional TEM image of GOI grown by MBE with the Ge layer and the Si cap layer thickness of 12 nm and 8 nm, respectively. The TEM image shows that the bottom and top interfaces of the fabricated Si/Ge/SOI structure are smooth and flat. Fig. 5 shows the V d -I d characteristics of the fabricated GOI devices with L/W=100µm/100µm, confirming the transistor operation. Fig. 6 shows V g -I d characteristics. It is found that the I on /I off ratio increases with an increase in the annealing temperature, suggesting the recovery of crystal defects by annealing. Fig. 7 shows the annealing temperature dependence of the hole mobility with the Si universal hole mobility for comparison. It is found that the Si/Ge/SOI p-MOSFETs exhibit the highest mobility at the annealing temperature of 600 °C and the value is about 1.5 times as high as the universal mobility, while the mobility decreases at annealing temperatures higher than 600 °C. Fig. 8 shows the Ge thickness dependence of the hole mobility. It is observed that the hole mobility of 4 nm-Ge samples has the lowest value and becomes lower than the universal mobility, while the Ge thickness dependence is small among 8, 12 and 16 nm samples.
Results and Discussions
In order to examine the dependence of the hole mobility of the annealing temperature and the Ge thickness, physical analyses such as TEM, EDX and Raman spectroscopy are carried out. Fig. 9 shows the results of Energy Dispersive X-ray (EDX) analyses at annealing temperatures of 600 °C and 700 °C, indicating that the inter-diffusion of Si and Ge atoms increases with increasing the annealing temperature. Also, the increase in the interface roughness is observed with increasing the annealing temperature. This fact sug-gests that the increase in scattering due to the thickness fluctuation [6] is a possible origin of the lowest mobility in the samples with the Ge thickness of 4 nm. Fig. 10 shows the results of Raman spectroscopy. The peak around 400 cm -1 , corresponding to the Si-Ge mode in SiGe, increases rapidly at annealing temperatures higher than 600 °C, meaning that Si-Ge bonds are formed at temperatures higher than 600 °C. It was estimated, on the other hand, that the strain of the Ge layers has not significantly changed by the annealing at 700 °C. These results suggest that the mobility decrease by the annealing at temperatures higher than 600 °C is attributable to the formation of SiGe channels caused by inter-diffusion of Si and Ge.
Summary
We have proposed and demonstrated a novel ultra-thin Si/Ge/SOI channel structure for GOI MOSFETs. It was found that the fabricated GOI-pMOSFETs have 1.5 times larger hole mobility than the Si universal hole mobility. We have found that the annealing temperature is a significant factor to improve the device quality of Si/Ge/SOI p-MOSFETs grown by LTMBE. Fig. 3 The fabrication steps of proposed GOI MOSFET. 
